EE 330 Lecture 7

Propagation Delay

MOS Transistor Qualitative Discussion of n-channel Operation Review from Last Time

MOSFET actually 4-terminal device

For V_{GS} large

- Region under gate termed the "channel"
- When "resistor" is electrically created, region where it resides in channel is termed an "inversion region"

MOS Transistor Qualitative Discussion of n-channel Operation Review from Last Time

- **For V_{GS}** large
- Electrically created inversion layer forms a "thin "film" resistor
- Capacitance from gate to channel region is distributed
- Lumped capacitance much easier to work with

MOS Transistor Review from Last Time

Qualitative Discussion of p-channel Operation

- Electrically created inversion layer forms a "thin "film" resistor
- Capacitance from gate to channel region is distributed
- Lumped capacitance much easier to work with

Improved Switch-Level Model Review from Last Time

CGS and RSW dependent upon device sizes and process For minimum-sized devices in a 0.5u process with V_{DD}=5V **^CGS 1.5fF** $\left\{ \right.$ −**2KΩ n channel** − **6KΩ p channel** $\mathsf{R}_{\mathsf{sw}}^{\vphantom{1}}\cong% \mathsf{R}_{\mathsf{sw}}^{\vphantom{1}}\cong\mathsf{R}_{\mathsf{sw}}^{\vphantom{1}}$

Considerable emphasis will be placed upon device sizing to manage C_{GS} and R_{SW}

Improved Switch-Level Model Review from Last Time

CGS and RSW dependent upon device sizes and process Will assume for minimum-sized devices in a 0.18u process with V_{DD}=2V **^CGS 1.5fF** $\left\{ \right.$ −**2KΩ n channel** − **6KΩ p channel** $\mathsf{R}_{\mathsf{sw}}^{\vphantom{1}}\cong% \mathsf{R}_{\mathsf{sw}}^{\vphantom{1}}\cong\mathsf{R}_{\mathsf{sw}}^{\vphantom{1}}$

Considerable emphasis will be placed upon device sizing to manage C_{GS} and R_{SW}

Is a capacitor of 1.5fF small enough to be neglected? Review from Last Time

Area allocations shown to relative scale:

Is a capacitor of 1.5fF small enough to be neglected? Review from Last Time

Area allocations shown to relative scale:

- **Not enough information at this point to determine whether this very small capacitance can be neglected**
- **Will answer this important question later**

1. Switch-Level model

2. Improved switch-level model

Switch closed for V_{GS}= large *Switch open for V_{GS}*= small

Other models will be developed later

Model Summary (for p-channel) Review from Last Time

2. Improved switch-level model

Switch closed for $|V_{GS}|$ = large *Switch open for* $|V_{GS}|$ = *small*

Other models will be developed later

Propagation Delay

Example *What are t_{HL}* and t_{LH} ?

Assume V_{DD}=5V

With improved switch level model ?

Example

Example What are t_{HL} and t_{LH} at output?

With basic switch level model

tHL=tLH=0

With simple switch-level model $t_{HL} = t_{LH} = 0$

With improved model ?

Inverter Model?

Inverter with improved model

Inverter with Improved Model

With improved model tHL=?

To initiate a HL output transition, assume Y has been in the high state for a long time, lower switch closes at time t=0, and upper switch opens just prior to t=0

2V is the initial condition on CL

Recall: Step response of any first-order network with LHP pole can be written as

$$
y(t) = F + (I - F)e^{-\frac{t}{\tau}}
$$

where F is the final value, I is the initial value and τ is the time constant of the circuit

(from Chapter 7 of Nilsson and Riedel)

For the circuit above, F=0, I=2 and $\tau = \mathsf{R}_{\sf swn} \mathsf{C}_{\sf L}$

With improved model

how is t_{HL} defined?

 $\left(I-\mathsf{F}\right)$ $=$ **F** + (I − **F**) e^{-t} t $V_{\text{out}}(t) = F + (I - F) e^{-\tau}$ \longrightarrow $\frac{I}{2} = F + (I - F)$ $\mathfrak{t}_{\sf HL}$ $\mathsf{F} + (I - \mathsf{F})\mathsf{e}$ e *I* _ Γ (*Ι* Γ) Ω^{- t}_Η $=$ $F + (I - F) e^{-}$ **Define** $\mathbf{t}_{\text{\tiny{HL}}}$ to be the time taken for output to drop to I/e

Is this simply a mathematical definition or does it have some practical significance?

 t_H as defined here and as verified by experimental verification has proven useful at

Both experimental results and accurate computer simulations show that this reasonably accurately predicts how quickly following stages recognize that a logic transition has taken place !!

With improved model t _{*LH*}=?

Assume output in low state for a long time and upper switch closes at time t=0 and lower switch opens just prior to t=0

0V is the initial condition on C^L

With improved model tLH=?

For this circuit (specifically on the right), F=2, I=0 and $\;\; \tau$ *=* $\mathsf{R}_{\sf swp} \mathsf{C}_{\sf L}$

With improved model

how is t_{LH} defined?

$$
t_{LH}
$$
 as defined has proven useful for analytically predicting response time of circuits
\n
$$
V_{\text{OUT}}(t) = F + (I - F) e^{-\frac{t}{\tau}}
$$

With improved model

In the 0.18u process with minimum-sized devices

$$
t_{\text{H}} \cong R_{\text{SW}_p}C_{\text{L}} = 6K \cdot 1pF = 6n \text{ sec}
$$

\n
$$
t_{\text{H}} \cong R_{\text{SW}_p}C_{\text{L}} = 6K \cdot 1pF = 6n \text{ sec}
$$

Note this circuit is quite fast !

Note that t_{HL} *is much shorter than* t_{LH}

Often C^L will be even smaller and the circuit will be much faster !!

Summary: What is the delay of a minimum-sized inverter driving a 1pF load?

Improved switch-level model

Switch closed for V_{GS}= large

Switch open for V_{GS}= small

- Previous example showed why R_{sw} in the model was important
- But of what use is the C_{GS} which did not enter the previous calculations?

For minimum-sized devices in a 0.18μ process

$$
\boldsymbol{C_{_{GS}}\cong 1.5\text{fF}}\qquad \ \ \, \boldsymbol{R_{_{sw}}\cong\quad \, \frac{2K\Omega}{6K\Omega}\text{ }\text{ n-channel}\Big\}
$$

One gate often drives one or more other gates !

What are t_{HL} and t_{LH}?

Example: What is the delay of a minimum-sized inverter driving another identical device?

Loading effects same whether C_{GSp} and/or C_{GSn} connected to V_{DD} or GND

Is a capacitor of 1.5fF small enough to be neglected?

Area allocations shown to relative scale:

• **This example will provide insight into the answer of the question**

Example: What is the delay of a minimum-sized inverter driving another identical device? Assume V_{DD} =2V

Generalizing the Previous Analysis to Arbitrary Load

 $t_{\text{LH}} \cong R_{\text{swp}} C_{\text{L}}$

Example: What is the delay of a minimum-sized inverter driving another identical device?

What would be the maximum clock rate for acceptable operation?

Example: What is the delay of a minimum-sized inverter driving another identical device?

What would be the maximum clock rate for acceptable operation?

What would be the implications of allowing for 10 levels of logic and 10 loads (FanOut=10)?

Example: What is the delay of a minimum-sized inverter driving another identical device? SUMMARY

This is very fast but even the small 1.5fF capacitors are not negligible ! These capacitors play a key role in determining the speed of a circuit !

Response time of logic gates

- **Logic Circuits can operate very fast**
- **Extremely small parasitic capacitances play key role in speed of a circuit**

Some Observations about Technology and Politics

Are the larger feature size technologies still used by industry today in the US or abroad?

GlobalData predicts that the [Chinese market will play a](https://www.investmentmonitor.ai/tech/fdi-semiconductors-the-state-of-play-2019-2020) [much smaller role for foreign suppliers by 2030.](https://www.investmentmonitor.ai/tech/fdi-semiconductors-the-state-of-play-2019-2020) More than 90% of the chips sold and used worldwide involve lowprocess production technology.

<https://www.investmentmonitor.ai/analysis/china-lead-global-semiconductor-growth> 2030#:~:text=Global %20semiconductor%20industry%20revolves%20around,Samsung 20Electronics%20and%20SK%20Hynix.

Source: SEMI

Some Observations about Technology and Politics

Sept 2022

https://technode.com/2021/03/04/where-china-is-investing-in-semiconductors-in-charts/

China is the world's largest consumer of semiconductors, and the lion's share of revenue from purchasing these chips go to foreign firms. China consumed \$143.4 billion worth of wafers in 2020, and just 5.9% of them were produced by companies headquartered in China.

The Chips Act of 2022

\$52 billion grant over five years to help grow the domestic semiconductor manufacturing. \$2 billion of which is to explicitly focus on legacy chip production. These chips are essential to the auto industry, the military, and other industries critical to our national security interests.

The CHIPS and Science Act: Here's what's in it

ಳ 暈 \Box Share Print Download Save

 \mathbb{Z}

By the numbers: The CHIPS Act directs \$280 billion in spending over the next ten years. The majority-\$200 billion-is for scientific R&D and commercialization. Some \$52.7 billion is for semiconductor manufacturing, R&D, and workforce development, with another \$24 billion worth of tax credits for chip production. There is \$3 billion slated for programs aimed at leading-edge technology and wireless supply chains.

The CHIPS and Science Act of 2022 directs \$280 billion in spending over the next ten years, with the bulk for scientific R&D.

CHIPS and Science Act funding for 2022-26, \$ billion

Source: Creating Helpful Incentives to Produce Semiconductors (CHIPS) and Science Act of 2022, H.R. 4346, 117th Cong. (2022)

How do I get CHIPS Act Funding?

Breaking News: The application for wafer manufacturers and suppliers of materials and equipment (e.g., chemicals and tools) was just released. Read the details here.

\$53 billion is available for semiconductor manufacturing and R&D, plus a 25% refundable tax credit for qualified CapEx. See below to discover where your business fits in

Need help? Book an appointment with our professional grant writing team here or email us: equity@chipsact.com

Stay Safe and Stay Healthy !

End of Lecture 7